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Abstract—Physically Unclonable Constants (PUC) are circuits
used to embed unique secret bit-words in chips. We propose
a simple PUC, with a complexity comparable with an SRAM
cell. The proposed scheme is studied both theoretically and by
means of simulations and it is shown that the proposed PUC is
both unbiased and very stable. In particular, its intra-distance
is predicted to be from 10 to 100 times smaller than competitor
schemes. Simulations allow to conclude that the advantages of
the proposed scheme are relevant enough to make it competitive
even if the actual performance of a real implementation, not
considered in this paper, will turn out to be an order of magnitude
worse than predicted.
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I. INTRODUCTION
The necessity of verifying the authenticity of a chip in a sim-
ple and secure way gave rise to the introduction of Physically
Unclonable Functions (PUFs) [1]–[6]. A PUF is a circuit that
implements a map from bit-words to bit-words, with the actual
map very sensitive to the exact values of process parameters
(e.g., the exact channel length of a MOSFET or the exact
doping level). As a consequence of such dependence, the map
implemented by a specific chip will be unique to that chip
and this can be used to verify the identity of the chip [7],
[8]. Moreover, such a sensitivity makes it very difficult to
replicate the PUF of a specific chip. In a sense, a PUF is like
a fingerprint: as each person has a unique fingerprint whose
minutiae are the result of casual variations during the fetal
development, every chip has its own PUF that is the result of
casual variations during chip production.
A special type of PUF is a PUF with no input arguments,
that is, a constant. For this special type of PUF are called
weak PUFs, Physically Obfuscated Keys (POK) or Physically
Unclonable Constant (PUC). PUCs can be used to embed
in chips secret bit-strings that can be used, for example, as
private keys for encryption or authentication or as source of
randomness in special applications [10].
The ideal PUC is a random constant [11], [12] in the
sense that at production time a random bit value (called in
the following the preferred outcome) is uniformly selected
and every time the PUC is queried said selected value is
returned. Real PUCs, however, can depart from ideality in
two respects: (i) sometimes the PUC can make an error, not
returning the preferred outcome and (ii) the selection of the
preferred outcome could be not uniform. These two forms of
non-idealities suggest two PUC quality indices: stability (a
stable PUC always returns the preferred outcome with over-
whelming probability) and unbiasedness (in an unbiased PUC
the preferred outcome is uniformly selected at construction
time). It is clear that reliability is very important since in many
security applications a single wrong bit can render the whole
system useless.
The problem of improving the reliability of a PUC stimu-
lated research in the field of PUC stabilizers [7], [9], [13]–
[16]. It is worth observing that every stabilizer proposed in
the literature introduces some kind of “redundancy,” (e.g.,
syndrome bits in helper-based schemes [7], [13]–[15], spare
cells or repeated turn-ons in helper-less schemes [9], [16])
and that less reliable PUCs require more redundancy to be
stabilized. Therefore, there is interest in designing reliable
PUC schemes that can be used with low-redundancy stabilizers
or, better, so reliable that no stabilizer is required.
A. Prior Work
Among the PUCs the most popular schemes are based on
SRAM or similar structures [17]–[22]. In [17] the initial state
of a non-initialized SRAM is used as the PUC outcome. In
[18], [20] a latch-like structure is used to amplify an offset
voltage. A different approach based on the measure of the data
retention voltage of an SRAM is described in [21]. In [23] a
PUC amplifying the difference in the threshold voltage of two
NMOS is described; an approach very similar to [18], [20],
[23] is described in [24] where the variations in the threshold
voltage of MOSFETs are used to generate voltages that are
mapped to 0 or 1 by a comparator made with two inverters;
an approach based on Flash memory is proposed in [25]; [26]
exploits the antenna effect in order to randomly break the gate
oxide. The schemes based on uninitialized SRAM or latches
[17], [18], [20] have the drawback that the underlying structure
has two stable states and it can happen that the PUC ends in
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latch-based cells are “unstable.” According to [6], a similar
result holds also for SRAM-based schemes. SRAM schemes
gave rise also to some work about counteracting aging. In
[27] presents some anti-aging techniques which are based on
data-dependent aging effects, while [28] develops new metrics
to analyze the relationship of reliability between neighboring
SRAM cells. Said metrics are used to examine in detail the
impact of environment.
Schemes based on comparators fed with random voltages
like [23] and [24] have the drawback that, given the continuity
of the transfer function of a real comparator, there is a non
negligible probability of having cells whose output is sensitive
to noises. In [24] a 5% of unstable bits is reported.
Although the scheme of [26] is interesting because of its
stability and low power consumption, it is suggested the over-
voltage used to break the oxide could cause chip degradation
[23].
B. Our contribution
The very simple 1-bit PUC described in this paper origi-
nated from the analysis of the causes of the mediocre stability
(i.e., an intra distance µintra [29] ranging from 3% to 12% [6],
[19], [24]) that characterizes the schemes that are more similar
to our proposal, namely, memory-based approaches (e.g.,
SRAM and latch) [17]–[20] and comparator-based approaches
[23], [24]. As said above, such a stability is due to the presence
of two stable states (memory-based PUCs) or to the continuity
of the implemented map (comparator-based PUCs).
This observation suggested us to search for a system that
(i) has one and only one stable state and (ii) the position
of the stable state is a discontinuous function of the circuit
“unbalance.” The existence of only one equilibrium state
makes the system very robust: independently on the initial
condition or any initial transitory noise, the system will evolve,
sooner or later, to the unique equilibrium point. The result is
a PUC whose intra-distance µintra [29] is predicted to be 10 to
100 times smaller than the intra-distance of similar schemes.
In this paper we describe our PUC proposal, together with a
thorough analysis of its behavior, first in a qualitative way, then
in a more analytic way and, finally, by means of simulations.
The simulations show that the theoretical predictions still hold
even when the simple models used for the theoretical analysis
are replaced by the more complex and precise models used
in the simulations, making the theoretical predictions quite
convincing.
We choose this approach, rather than directly measuring
the circuit behavior, because we wanted to achieve a good
understanding of how the circuit behavior is affected by
the circuit parameters, in order to determine some design
guidelines. Some of the guidelines (e.g., use “long and thin”
transistors) are actually not obvious and difficult to find by
only experimental analysis.
Of course the final confirmation of the performance of the
proposed scheme can only come from experiments that will
also allow to analyze some aspects (local biasing [30], aging,
temperature dependence) not considered in detail here for the
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Figure 1. (a) The proposed 1-bit PUC (b) The instance used in the simulations,
with a MOSFET-based voltage divider
lack of suitable models. The experimental assessment of the
behavior of the proposed PUC will be the subject of future
investigation.
C. Structure of this paper
In Section II we introduce some preliminary remarks about
nomenclature, quality measure and security discussion. In In
Section III we introduce the proposed scheme and do a first,
qualitative analysis. Before moving to a more analytic study
in Section V, Section IV introduces some notation and some
strategies that will be used for the analysis. Section V presents
an analytic study of our solution. Noise impact is studied in
Section VI and the results are used in Section VII to determine
the quality of our scheme. Other issues, like the dependence
of the behavior from the temperature, aging and cell size, are
analyzed in Section VIII. The study is completed with some
simulations whose results are given in Section IX. Finally,
Section X gives the conclusions and describes future research
directions.
D. Summary of Results
In this section we briefly summarize the main results in this
paper. In order to do this, it is convenient to anticipate briefly
how our scheme works. Consider the scheme of Fig. 1a where
transistors Q1 and Q2 are designed to be nominally matched.
Call I0 the current on C at t = 0. Symmetry considerations
suggest that if Q1 and Q2 were exactly matched, it would be
I0 = 0. However, Q1 and Q2 will never be exactly matched
and this will cause a current I0 6= 0 on C. It will be shown in
the following that the outcome of the PUC depends only on
the sign of I0.
We will denote with Is the saturation current of Q1 and Q2,
with Veq the value of vC at equilibrium and with I0 = I0/Is
an adimensional version of I0. It turns our that I0 is the most
important quantity in our scheme.
The main results of this paper are the following
• The key result is that the circuit of Fig. 1a has one
and only one equilibrium point (stable) whose position
is a discontinuous function of I0. If the channel length
modulation can be neglected (λ ≈ 0), it is |Veq|>VT even
for very small |I0|. This makes our scheme robust to noise.
If λ > 0 the results remain qualitatively the same, with the
3difference that in order to have |Veq|>VT it is necessary
to have |I0| > 2λVT. See Sections III, V-A and V-B for
more details.
• Current I0 is a convenient “quality measure” of a specific
instance. Not only cells with larger |I0| are more insensi-
tive to noise, but they are also less sensitive to temperature
changes (Section VIII-A) and aging (Section IX-C). This
can be exploited to disable at the first turn-on the less
reliable cells, i.e., with small |I0|. See Section VIII-C3.
• We give an analytical statistical characterization of our
scheme, including the power of noise affecting the cell
(Section VI and (27)), the Probability Density Function
(pdf) of I0 and the pdf of Veq (Section VII-B, equations
(31) and (32)). This allows us to predict analytically
that our scheme can have an intra distance as small as
10−4 and an inter-distance pratically equal to 1/2. See
Sections VII-C and IX-D.
• We provide some design guidelines. For example, C
should be choosed as small as possible, compatibly with
the load, while the transistors should be “long and thin.”
See Section VIII-C
• We estimate the cost in terms of silicon area and predict
that our scheme is quite competitive, taking into account
that the very small intra-distance allows us to use smaller
error-correction codes o no correction at all. See Sec-
tion IX-D2 and tables III, IV and V.
• It is possible to implement this scheme so that the energy
required is a fraction of nJ/bit. See Section V-E.
• Our scheme is stable with respect aging (Section IX-C)
and temperature variation (Sections VIII-A and IX-A).
Moreover, property |Veq| > VT makes our scheme robust
with respect to power variations, since VT does not
depend on the supply voltage. See Section IX-B and
Fig. 8.
1) Limit of the analytic/simulation approach: Although the
analytic study of the circuit allows us to understand better the
impact of the different variables on the final outcome, they
are nevertheless based on models. It is clear that only actual
experiments on prototypes can say the final word about the
performance of the proposed scheme. One could wonder how
much likely is that the results described in this paper will be
confirmed by experiments.
• The main characteristic of our scheme (only one stable
equilibrium point) is expected to hold in every case,
since it depends only on the “saturating” and monotone
behaviour of the transistors.
• Also that the discontinuity property |Veq|>VT is expected
to hold since it is a direct consequence of said saturat-
ing behaviour. Also the stability against supply voltage
variations is expected to hold.
• The statistical characterization in Section VII-B are
expected to hold qualitatively, since the hypothesis used
to derive them are quite weak (basically, the distribution
of the characteristics of the transistors is approximately
Gaussian). Of course, the quantitative details can change,
they could even depend on the specific foundry.
• The difference of performance between the proposed
scheme and schemes in the literature (Section IX-D2) is
so large that we expect that the proposed scheme will
maintain its competitiveness.
• Because of the loss of suitable models, the predictions
that are on a shaker ground and that can be verified
only experimentally are those relative to the temperature
dependence (Sections VIII-A and IX-A), aging (Sec-
tion IX-C) and local bias (Section VII-E).
Summarizing, we expect that most of the characteristics
described in this paper will qualitatively hold also in an
actual silicon prototype, although there can be deviations on
a quantitative level.
II. PRELIMINARY REMARKS
A. Nomenclature
Depending on the context, “PUC” can mean both the
nominal circuit (e.g., the circuit in Fig. 1) or a specific
implementation of it (e.g., a specific cell in a specific chip).
This double use makes discussion difficult and introduces
ambiguities. Therefore, we will say PUC scheme to refer to
the abstract scheme and PUC instance to refer to a specific
physical implementation [31].
Observe that a PUC can be modeled as a two-step experi-
ments: (i) when a PUC instance is built, the instance preferred
outcome (PO) and the corresponding probability is determined,
successively (ii) when the instance is queried, an outcome
is randomly drawn according to the probability selected at
construction time.
Informally, a PUC instance is said to be stable if every
time it is queried it gives PO with overwhelming probability.
A PUC scheme is said to be stable if its instances are reliable
with large probability. Finally, a PUC scheme is said to be
independent if the POs of different instances are independent
random variables (r.v.). These concepts are made more precise
in the following section.
B. Quality measures
Two standard quality measures for PUF are the inter-
distance µinter (the distance between the two responses result-
ing from applying the same challenge to two different PUFs)
and the intra-distance µintra (the distance between the two
responses resulting from applying the same challenge twice
to the same PUF) [29]. However, since a PUC has no inputs,
these two measures are not directly applicable and another
approach is required [9], [31].
Let p1 be the probability that a specific instance will return
“1” when queried and let Opref be the corresponding PO, that
is, Opref = 1⇔ p1 > 1/2. Note that p1 and Opref are r.v. drawn
at construction time. The stability of the instance is defined
in [9], [31] as
R(p1)
def
= 2|p1−1/2| (1)
Note that R(0) = R(1) = 1 (perfect stability) and R(1/2) = 0
(instability). Function R measures the stability of an instance,
in order to measure the stability of a scheme, one can use the
Stability Distribution Function (SDF) [9], [31]
Fr(x) = P[R(p1)≤ x] (2)
4Finally, we define the bias of a PUC scheme as εP =
|P[Opref = 1]−1/2|. If εP = 0 the scheme is unbiased.
1) Relationship between the SDF, µintra and µinter: It pos-
sible to show by basic algebra (see Appendices A-A and A-B)
that from the SDF one can compute µintra amd µinter as follows
µintra =
∫ 1
0
Fr(x) x dx/
∫ 1
0
Fr(x) dx (3a)
µinter = 2(mp−m2p) =
1
2
−2η2 (3b)
where mp = 1/2 + η = E [p1] is the mean of p1 and the
approximation in (3a) is good when the PUC scheme is stable.1
Remark II.1
Both εP = 0 and µinter = 1/2 are indications of the unbiasedness
of a PUC scheme. Curiously, they are not equivalent and it
can happen that one condition holds, while the other does not.
However, it is easy to see that they are practically equivalent
when the scheme is stable, that is, when the pdf of p1 is
concentrated around 0 and 1.
C. Security Discussion
A detailed security analysis would require to know how the
secret outcome of the PUC is used. However, on a general
level, we can say that there are two possible attacks: (i) attack
the cryptographic protocol employed, or (ii) use a (smart)
brute-force attack to guess the outcome of the PUC. Note that
the probability of success of the first kind of attack depends
mostly on the protocol employed, not on the quality of the
PUC. Therefore, a discussion about this type of attack is out
of scope here.
The quality of the PUC determines the probability of
success of the second kind of attack. Brute-force search could
be done, possibly, in a smart way by trying first the most
probable outcomes [36]. Clearly, the effort of the attacker is
maximized when the outcomes are uniformly distributed. This
happens if and only if the PUC is independent and unbiased.
Therefore, employing a PUC with small µintra and large µinter
together with a good cryptographic protocol guarantees the
maximization of security.
III. QUALITATIVE DISCUSSION
The objective of this section is to give some intuition about
our solution by means of a qualitative description. In order to
keep the discussion simple, some hypothesis of ideality will
be done. A more precise and analytic description, with the
ideality hypothesis removed, is given in Section V.
Fig. 1 shows the proposed PUC. The block marked with
VD is a voltage divider that, in the ideal case considered
here, splits in half the supply voltage VDD so that VDR =
VRR = VDD/2, independently from the current drawn from
its terminals (a more realistic model is introduced later).
Transistors Q1 and Q2 are designed to be nominally matched
(that is, the nominal values of their threshold voltage and
transconductance parameters are equal) and in saturation when
the capacitor is uncharged. Of course, in a real instance Q1
1A stable scheme has Fr(x)≈ 0 as soon as x is slightly less than 1.
and Q2 will never be exactly matched and, indeed, our scheme
actually exploits this unavoidable mismatch.
Remark III.1
It would seem that the proposed scheme is a comparator-based
scheme [23], [24] that “amplifies” VRR, relying on the fact
that it will always be VRR 6= VDD/2. This would be correct if
Fig. 1 did not include capacitor C whose duty is to introduce a
feedback that forces at equilibrium |Vraw−VRR|>VT as soon as
the two MOSFETs are not perfectly balanced, differently from
comparator-based schemes [23], [24].
The circuit is turned on at t = 0 with C uncharged (it
will be clear in the following that any initial charge on
C has no effect on the equilibrium). After a time tmax the
value of Vraw is acquired and mapped to “0” or “1”. We are
interested in understanding qualitatively how Vraw is related to
the asymmetries of a specific instance of Fig. 1.
Consider first the impossible case where all the components
have their nominal values. Since the MOSFETs are matched,
ID,1 = ID,2, no current flows in the capacitor branch, the
capacitor remains uncharged and Vraw =VRR forever.
Suppose now that the components have not their nominal
value, so that one of the MOSFETs, say Q1, conducts more,
that is, ID,1 > ID,2. It follows that iC > 0 which causes vC to
increase. As long as vC is smaller than the threshold voltage
VT of Q1, both Q1 and Q2 remain in saturation, currents
ID,1, ID,2 and iC remain constant and C charges linearly with
time. However, when vC > VT, Q1 enters the triode region,
I1 decreases and iC decreases, too. The system reaches an
equilibrium when the vC is equal to a value Veq >VT such that
ID,1 = ID,2. A similar reasoning would show that if Q2 conducts
more at the equilibrium, vC <−VT. Note that in both cases we
are granted that |Veq|>VT since in order to have equilibrium
one of the two MOSFETs must be in the triode region.
We can summarize the results of this qualitative analysis in
the following observation.
Observation 1. The absolute value |Veq| of equilibrium volt-
age is larger than VT and the sign of Veq is equal to the sign
of the difference of the saturation currents ID,i, i = 1,2.
It follows that the region [−VT,VT] is forbidden for Veq since
map (ID,1−ID,2) 7→Veq is discontinuous, jumping from −VT to
VT at ID,1− ID,2 = 0. This is very different from comparator-
based schemes [23], [24] that are continuous functions that
map small deviations into small output differences.
IV. PRELIMINARY REMARKS
Before moving to a more quantitative analysis of Fig. 1, it
is useful to summarize few conventions used in the paper.
A. A model for the voltage divider
As said before, the block marked with VD in Fig. 1 repre-
sents a generic “voltage divider.” In the ideal case, the block
VD is characterized by having always VDR = VRR for every
value of the currents drawn from its terminals. In practice we
expect two deviations from ideality: (i) VDR and VRR will not
be equal (but their sum will be always equal to VDD) and (ii)
the value of VRR will depend on iC. In this paper we will use
the following very general model for VD (see also Fig. 2):
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Figure 2. Examples of dividers that agree with the model considered in this
paper. (a) An ideal and unbiased divider (b) A resistor-based divider. (c) A
zener-based divider. (d) The MOSFET based divider used in the simulations.
(e) A generic divider using two dipoles with positive differential resistance.
Hypothesis 1. With the conventions used in Fig. 1, VRR is
a monotone non-decreasing function of iC. The value of VRR
when iC = 0 will be written V ◦RR. If VRR =V ◦RR for every value of
iC, the divider is ideal; if V ◦RR =VDD/2, the divider is unbiased.
B. Notation
In the following we will use the common convention of
using lowercase letters for time-varying values and uppercase
letters for constant values. About the MOSFETs, we will use
the convention that makes the voltages and currents associated
with the MOSFETs always positive [37]. For example, we will
consider the gate-source voltage of Q2 (denoted as VGS,2), but
the source-gate voltage of Q1 (denoted as VGS,1). Note that
with this convention both transistors have a positive threshold
voltage and their I-V characteristic can be written as [37]
ID,i =
{
βi
2 [2(VGS,i−VTi)−VDS,i]VDS,i VDS,i <VDSS
βi
2 V
2
DSS[1+λ (VDS,i−VDSS)] VDS,i ≥VDSS
(4)
where VDSS = VGS,i−VTi and λ is the channel length modu-
lation parameter. Finally, Wi, Li, µi and Nd,i denote, as usual,
the width, the length, the mobility and the nominal doping of
Qi. Oxide capacity and nominal thickness will be denoted as
Cox and tox. When discussing deviations from nominal values,
we will use N˜d,i and t˜ox to denote the actual doping levels and
oxide thickness.
We will denote the nominal values of transconductance
parameter and threshold voltage as β and VT, while the
corresponding actual values for transistor Qi, i = 1,2, will
be denoted as VTi and βi. It is convenient to have a notation
for V∆ = VDD/2−VT and for the saturation currents (actual
and nominal)
Is,i =
βi
2
(VGS,i−VTi)2 i = 1,2 (5a)
Is = (β/2)(VDD/2−VT)2 = βV 2∆/2 (5b)
Finally, a special role will be played by the difference of the
saturation currents
I0
def
= Is,1− Is,2 = β12 (VDR−VT1)
2− β2
2
(VRR−VT2)2 (6)
that will be shown to represent the “unbalance” of the circuit.
Note that VT, β and Is are design parameters, while VTi, βi,
Is,i and I0 are r.v., since they depend on construction time
variations.
C. Adimensional Equations
It will be convenient to write most of the equations in an
adimensional form, obtained by dividing tensions, currents, . . .
by suitable reference values. The reference values for volt-
ages and currents will be, respectively, the nominal threshold
voltage VT and the nominal saturation current Is = βV 2∆/2,
while the reference value for times will be τ = CVT/Is that
can be interpreted as a “time constant” of the circuit. The
adimensional version of a variable will be denoted with a
line above. For example, the adimensional version of vC is
vC = vC/VT. We will also use θ = 2λVT.
Remark IV.1
It is convenient to select some typical parameter values (e.g., Wi,
Li, tox, . . . ) in order to have an idea of the order of magnitude of
the values involved. Table I shows the values used in this paper.
Parameters SV , Sβ and SX are defined in Section VII.
V. QUANTITATIVE ANALYSIS
In this section we do a more quantitative analysis of the
proposed circuit. Our first step will be to find an analytic
expression for map vC 7→ iC. This will be instrumental to find
the equilibrium voltage Veq and a suitable value of tmax. For
the sake of simplicity we will first suppose VD ideal, but not
necessarily unbiased (see Hypothesis 1). The case of a non-
ideal VD is analyzed in Section V-C1.
A. Map vC 7→ iC
By writing ID,1 and ID,2 as functions of vC and taking their
difference, it is possible to show by basic algebra that (see
Appendix B-A)
iC(vC) =
I0− sgnvC
[
θ − θ2 (1−|vC|)+ (1−|vC|)
2
V 2∆
]
|vC|> 1
I0−θvC |vC|< 1
(7)
Fig. 3 shows some examples of function iC(vC). Function
iC(vC) can be described as an odd function with an offset
I0. Function iC has three segments: two quadratic ones (for
|vC| > 1) and a linear one with slope θ = 2λVT. In the
ideal case λ = 0, the segment is horizontal. Note that all the
asymmetries of the circuit are collected inside I0 that can be
interpreted as a measure of the asymmetry of the circuit.
B. Equilibrium analysis
It is obvious that vC evolves according to
C v˙C(t) = iC(vC(t)) t ≥ 0 (8)
with vC(0) = 0. In (8), as usual, v˙C denotes the time derivative
of vC. The circuit is at equilibrium if and only if iC = 0.
Therefore, in order to find Veq we need to find the zeros of
iC(vC). A key property of our scheme is that iC(vC) has only
one zero, so the cell has only one equilibrium point.
Property 1. Map iC(vC) is monotone non-increasing and it
is strictly decreasing if and only if λ > 0. If λ = 0, iC(vC) is
constant for vC ∈ [−VT2,VT1] and strictly decreasing otherwise.
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REFERENCE VALUES USED IN THE PAPER AND IN THE SIMULATIONS. MOBILITIES µp AND µn ARE IN CM2/V S. PARAMETERS V∆ , θ , . . . , SX ARE
ADIMENSIONAL.
VT W1 W2 L1 = L2 µn µp tox C AV Aβ VDD λ
0.7 V 1.15µm 0.35µm 0.35µm 660 220 6.5nm 5pF 9mVµm 2%µm 3V 0.01V−1
β Is τ V∆ θ SV Sβ SX
350µA/V2 112µA 31 ns 1.14 0.014 3.7% 6.6% 9.9%
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Figure 3. (a) Curves iC vs vC for several values of θ , V∆ = 1.14 and I0 = 0. (b) Curves iC vs vC for several values of θ , V∆ = 1.14 and different values of
I0. The little circles mark the equilibrium values of V eq. Note the large value of V eq for the case θ = 0, despite it has the smallest |I0|. (c) Plots of V eq vs
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Proof. It suffices to observe that iC = ID,1− ID,2, and that ID,1
(ID,2) is monotone decreasing (increasing) with vC.
An immediate consequence of monotonicity is the following
corollary that, albeit simple, is a cornerstone result.
Corollary 1. If I0 6= 0 there is one and only one Veq such
that iC(Veq) = 0. Moreover, iC ′(Veq) < 0, so Veq is a stable
equilibrium point.
Indeed, the fact that our cell has only one equilibrium point
grants that every time the cell is turned on it will always
evolve toward the same value of Veq, independently on any
temporary disturbance such as a turn-on noise at t = 0 or some
residual charge on C at t = 0. This is to be compared with the
behavior of the SRAM which, having two equilibrium points,
can sometimes end in the “wrong” one.
It is possible to write explicitly Veq as a function of I0
V eq(I0)=
I0/θ |I0|< θsgn I0[(R+1)+√R2+V 2∆(|I0|−θ)]|I0| ≥ θ (9)
where R= θV 2∆/4. As for (7), the proof is simple but long and
given in detail in Appendix B-B. Equation (9) in the special
case λ = 0 becomes
V eq(I0) = sgn(I0)
(
1+V∆
√
|I0|
)
(10)
A graph of (9) can be found in Fig. 3c for some values
of θ and V∆ = 0.8/0.7 ≈ 1.14. Note that for λ = 0 function
(9) is discontinuous in I0 = 0, as anticipated in Section III.
If λ > 0, function (9) is continuous with a central part which
is linear and with a slope proportional to 1/λ . Note that if
I0 > θ , |V eq|> 1, that is |Veq|>VT. This suggests the following
definition
Definition 1. An almost balanced instance has |I0|< θ .
C. Time evolution
Now we solve (8) in order to find an expression for vC(t)
that will be used in Section V-D to find tmax. First, rewrite (8)
in adimensional form.
Lemma 1. Let τ =CVT/Is and let
u(t) = vC(τt) (11)
be the version of vC with adimensional time. Function u
satisfies the following adimensional form of (8) with u(0) = 0.
u˙ = iC(u; I0,θ ,V∆) (12)
7Proof. Bring (8) in adimensional form by dividing by Is and
VT to obtain {
τ v˙C(t) = iC(vC(t))
vC(0) = 0
(13)
By rewriting (11) for t = τt and observing that u˙(t) = τ v˙C(τt),
(13) becomes (12).
Remark V.1
According to (11), vC(t) can be obtained by time-stretching by
a factor τ the solution of (12). In a sense, τ can be interpreted
as a “time constant” of the proposed scheme.
Property 2. Suppose λ > 0 and define
R =
θV 2∆
4
≈ 0 (14a)
A =
√
(|I0|−θ)V 2∆+R2 ≈V∆
√
|I0| (14b)
B =
A
V 2∆
=
√
|I0|−θ
V 2∆
+
θ 2
16
≈
√
|I0|/V∆ (14c)
C = tanh−1
(
R
A
)
= tanh−1
(
θ
4B
)
≈ 0 (14d)
U =
1
θ
(
I0+
θ(I0−∆v)
2
)
≈ I0
θ
(14e)
tsw =
{
− 1θ ln
(
1− θ|I0|
)
≈ 1|I0| |I0|> θ
∞ |I0| ≤ θ
(14f)
where the approximations are valid when λ → 0. Let also
w : R+→ R be defined as
w(t; I0,θ ,V∆)
def
= A tanh(Bt+C)+R t ≥ 0 (15)
With the notation above, the solution of (12) can be written
as
u(t) =
{
U [1− exp(−θ t)] 0≤ t < tsw
sgn I0
[
w(t− tsw; |I0|,θ ,V∆)+1
]
tsw ≤ t
(16)
The proof is just basic algebra, but very long and it is given
in detail in Appendix B-C. By taking the limit λ → 0 one
obtains the evolution in the ideal case
u(t) =
I0t 0≤ t < tsw = 1/|I0|V∆√I0 tanh(√I0g (t− tsw)) 1/|I0| ≤ t
Fig. 4 shows few examples of time evolution for several values
of θ , V∆ = 1.14 and I0 =±0.015.
1) The case of a non-ideal divider: The main results of the
non-ideal voltage divider is contained in this Property.
Property 3. Let iC(vC) be the current on C when an ideal
divider with open voltage V ◦RR is employed, let Veq be the
corresponding equilibrium voltage and let ıˆC(vC) be the cur-
rent on C when a non-ideal divider, with the same V ◦RR,
is employed. Moreover, define Rmax = supdVRR/dI ≥ 0 and
Γ= sup(−∂ iC/∂VRR).
Thesis: Function ıˆC(vC) is monotone non-increasing it has the
same zero as iC, that is,
ıˆC(Veq) = iC(Veq) = 0 (17)
and, moreover, the following inequalities hold
1
1+Γ
iC(x)≤ ıˆC(x)≤ iC(x) x≤Veq (18a)
1
1+Γ
iC(x)≥ ıˆC(x)≥ iC(x) x >Veq (18b)
Property 3 can be informally summarized by saying that
a non-ideal divider does not change the equilibrium point
(because of (17)), but it increases the time to reach it (because
of (18b) that shows that iC is smaller in the non-ideal case).
The proof is elementary and involves some standard inequality
arguments. See Appendix B-D for the details.
D. Transient length
The criterion for choosing tmax is that a large fraction of the
instances is very close to the equilibrium value at tmax. More
precisely, denote with tε,I0 the time required for a circuit to
reach the equilibrium value within ε , that is
vC(tε,I0) = (1− ε)V eq(I0) (19)
Fix ε,η ∈ (0,1) and search for tmax such that
P[tε,|I0| > tmax]≤ η (20)
It can be easily shown (see details in Appendix B-E) that
tmax ≥ tε
(
σ IΦ−1
(
1+η
2
))
≈ tε
(√
pi
2
σ I η
)
(21)
where
tε(I0) =

− lnεθ if |I0|< θ
V∆
tanh−1
(
−ε+ 1−ε
V∆
√
I0
)
√
I0
+ 1I0
if |I0| ≥ θ
(22)
It turns out that typically tmax is approximately few hundreds
(see also Fig. 4) that with the values in Table I corresponds
to tmax ≈ 10 µs.
E. Energy consumption
The proposed circuit at steady state consumes a current ap-
proximately equal to Is. In order to minimize power consump-
tion, the cell is powered only for tmax seconds, successively
the outcome is copied to an SRAM cell2 (for example) and
the cell turned off. The energy required is
E = tmax VDD Is = tmaxτVDD Is = tmaxCVTVDD (23)
Since Is is of the order of µA and tmax is of the order of tens
of µs, E is a fraction of nJ/bit.
2 Of course, it is advisable that the SRAM cell is on the same chip of the
PUC, in order to avoid the obvious security issues related to the transfer of
the outcome to an external SRAM.
8VI. NOISE ANALYSIS
So far we supposed the system noiseless. In practice,
however, the currents of the two MOSFETs will be affected
by noise that will be integrated by the capacitance C and this
will affect the value of Vraw acquired at tmax. Note that any
noise of temporary nature (such as a turn-on noise at t = 0)
has no effect on the outcome, due to the fact that the circuit
evolves toward the unique equilibrium point. Therefore, the
only noise that is necessary to consider is the combination of
pink and white noise affecting the MOSFET currents.
At room temperature the Power Spectrum Density (PSD) of
the noise of Qi can be modeled as [38]
Ri( f ) = K1
Ii
CoxL2i
1
f
+K0 gm(1+gmbs/gm) =
a2i,1
f
+ai,0 (24)
where K0 = 0.0094 eV, K1 = 10−28 F ·A. Since the noises of
Q1 and Q2 are independent, the PSD of the noise on iC is
RC( f ) =
a21,1+a
2
2,1
f
+(a1,0+a2,0) =
a21
f
+a0 (25)
A useful parameter is the frequency fK = a21/a0 where the
two components of (25) (pink and white) are equal. With the
values in Table I, a0 ≈ 4.6 ·10−25 A2/Hz, a21 ≈ 1.7 ·10−17 A2
and fK ≈ 36.5 MHz.
Since the analysis is complicated by the fact that the differ-
ential equation (8) is non linear, we consider the approximate
problem of determining the variance σ2ξ of the voltage ξ across
a capacitor with capacity C charged, during a time tmax, by
a current with PSD (24). In Appendix C-A it is shown by
elementary means (taking into account the peculiarities of pink
noise) that
σ2ξ ≈ 0.045 ·a21
t2max
C2
+a0
tmax
C2
≈ 0.045 ·a21
t2max
C2
(26)
where the last approximation is valid when tmax  1/ fK =
a0/a21, that is, as soon as tmax is more than few microseconds.
From tmax = τtmax one deduces
σξ = 0.212 · tmaxa1 (27)
where a1 = a1/Is. Note that σξ does not depend on C.
VII. QUALITY FIGURES
The objective of this section is to predict the quality indexes
of the proposed cell, namely, its unbiasedness, its stability
and its independence and derive from them a prediction for
µintra and µinter. We will achieve this by first determining the
statistical distributions of I0 and V eq. Symmetry properties
of the distribution of I0 will allow us to show unbiasedness,
while stability will be obtained by using the distribution of
V eq together with result (27) of Section VI. Finally, at the end
of this section we will discuss briefly the local biasing effect
that can be induced by process gradients.
We will write X ∼ N (m,σ2) when X is normally dis-
tributed with mean m and variance σ2 and φm,σ will denote
the corresponding density. For notational convenience we will
write φ(x) in place of φ0,1(x).
A. Statistical model
The parameters that can be modeled as r.v. are VTi, βi and
VRR. According to the literature [41]
VTi ∼N (VT,σ2V ) ; βi ∼N (β ,σ2β ) (28)
where σ2V = A2V/(LiWi) and σ2β = β
2A2β/(LiWi). Although VTi
and βi depend on the same physical parameters, it has been
seen in practice that they can be considered independent [41].
We will need the zero-mean versions of βi, VTi and VRR as
δβ ,i
def
= βi−β ; δV,i def= VTi−VT ; δR def= VRR−VDD/2 (29)
the adimensional values
S2β =
σ2β ,p+σ
2
β ,n
β 2
= A2β
(
1
L1W1
+
1
L2W2
)
S2V =
σ2V,p+σ2V,n
V 2∆
=
A2V
V 2∆
(
1
L1W1
+
1
L2W2
) (30)
and their combination S2X = S
2
β + 4S
2
V . With the values given
in Table I, Sβ , SV and SX are approximately 6%, 3% and 10%.
Finally, it is reasonable to assume VRR independent from both
VTi and βi and VRR ∼N (VDD/2,σ2R), for some σR.
B. Probability density of I0 and V eq
The key result is the following property.
Property 4. Let fδR and fI0 be the probability density func-
tions of, respectively, δR and I0. The following claims hold (1)
If fδR is even, then fI0 is even as well and (2) if δR∼N (0,σ2R),
then
I0 ∼N
(
0, S2X +16(σR/V∆)
2) (31)
with σ2I = Is2S2X +4β 2V 2∆σ
2
R = Is
2(S2X +16σ2R/V 2∆ ).
The proof involve some standard approximation and condi-
tioning. The details can be found in Apendix D, Proof D.1.
From the pdf (31) of I0 one obtains the pdf of V eq as
feq(v) = h′(v) φ0,σ2I (h(v)) =
1
σ I
h′(v) φ(h(v/σ I)) (32)
where h is the inverse of (9) and h′ its derivative, namely
h(V eq) =
θV eq |V eq|< 1sgnV eq (|V eq|−R−1)2−R2+4R
V 2∆
|V eq| ≥ 1 (33a)
h′(V eq) =
θ |V eq|< 12 |V eq|−1−R
V 2∆
|V eq| ≥ 1 (33b)
Note that if λ = 0, h′(v)= 0 if |v|< 1 and this implies, via (32),
feq(v) = 0 for |v| < 1, coherently with the fact that if λ = 0
map I0 7→V eq is discontinuous and the anti-image of (−1,1)
is empty. Fig. 5 shows some examples of feq, for different
values of λ and σR. The following result is obvious
Property 5. The probability of having an almost balanced
instance (see Definition 1) is equal to erf(θ/(
√
2σ I)).
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Figure 5. Some examples of probability density feq of V eq and RDF. (a) σR = 0 and different values of λ . (b) λ = 0.010 and different values of σR (c)
Comparison of the RDF for several values of θ and the RDF of the SRAM
C. Performance measures
From the knowledge of feq is possible to predict the stability
of the proposed scheme. Let ξ be the noise affecting the output
V raw ≈V eq of the cell at t = tmax, let Fξ be the distribution of
ξ and suppose that the density of ξ is even. (From Section VI
we know that ξ ∼N (0,σ2ξ ), so that Fξ (x) = Φ(x/σξ ), but
we will not need this). Since the PUC outcome is “1” when
V eq+ξ > 0 one can write
p1 = Fξ (V eq) = Fξ (V eq(I0)) (34)
By using (34) we can derive the quality measures for our cell.
1) SDF and µintra: In order to derive the SDF, observe that
R(V eq) = 2Fξ (|V eq|)−1 (35)
Define, for notational convenience, Wx = R−1(x) = F−1ξ ((1+
x)/2). By using (32) and the fact that h is odd it is easy to
show that the SDF is (see Appendix D-A for details)
Fr(x) = 2FI
(
h(Wx)
σ I
)
−1 = 2Φ
h
(
F−1ξ
( 1+x
2
))
σ I
−1 (36)
where FI is the distribution of I0 and where we used the fact
that I0 ∼N (0,σ2I ).
Example VII.1
Fig. 5c shows few examples of SDF (36) for several values of
θ , together with the SDF of the SRAM, according to [6]. Note
that the SDFs for the proposed scheme are always below the
SDF of the SRAM and this means that unreliable cells are less
probable and that reliability improves as θ decreases.
By using (35) in (3a) one can obtain µintra of the proposed
PUC. An observation that helps in estimating µintra is that
in Fig. 5c the SDF curves for the proposed PUC can be
obtained by lowering the SRAM curve. Since Fig. 5c is in
logarithmic scale, this implies that the SDF for our solution
can be approximately3 obtained by multiplying the SDF of
the SRAM by a constant α < 1. This, together with (3a),
implies µoursintra = αµ
SRAM
intra . According to Fig. 5c, our solution
is 10 to 100 times better than the SRAM (result confirmed by
simulations in Section IX).
3It cannot be exact since any SDF is equal to 1 in R = 1.
2) Inter distance µinter: The following property (proved in
Appendix D, Proof D.2) is instrumental to determine µinter.
Property 6. If the pdfs of noise ξ and I0 are even, then the
pdf fp of p1 is symmetric around 1/2.
From the symmetry of fp one predicts P[Opref = 1] = 1/2,
mp = 1/2 and (via (3b)) µinter = 1/2. Therefore, our PUC
is predicted to be perfectly unbiased in both senses of Re-
mark II.1.
D. Independence
Remember that a scheme is independent if the POs of
different instances are independent. In the proposed scheme,
the PO is a function of I0 which depends on VTi and βi, i= 1,2,
that in turn depend on Nd,i and tox. It is commonly accepted
that variations in Nd,i can be modeled as a consequence of the
2D Poisson process associated with doping [41]. Since there
is no overlap between the areas of different transistors, the r.v.
Nd,i are independent. About oxide thickness tox, according to
[42], it can be considered uncorrelated after few nanometers
of distance. Therefore we can predict that the PO associated
with different cells will be independent.
E. Process Gradients and Local Biasing
The results above show that the proposed scheme is unbi-
ased in the sense that if one selects at random a cell from a
pool of cells, the probability of selecting a cell with PO “1”
is 1/2. However, some mechanisms (e.g., gradients in dopant
density) together with the intrinsic asymmetry of the cell could
induce some local biasing, i.e., it may happen that the PO of
the cells implemented in a specific area are biased toward “1”
or “0” [30].4 Local biasing is quite a general issue and every
PUC scheme can be expected to be subject to it. Its impact
can be studied in a general setting [30]. In the specific case
of our scheme, a local biasing will cause I0 to have a non-
null average mI
def
= E
[
I0
] 6= 0. It is trivial to show that the
corresponding bias is p1−1/2 = Φ(mI/σ I)−1/2. It follows
that a large σ I counteracts the impact of local bias. The actual
impact of local biasing is very dependent on process details
and it can be measured only by experimental means.
4Local biasing should not be confused with statistical dependence.
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VIII. OTHER CONSIDERATIONS
A. Temperature Dependence: Crossover Temperature
A key characteristic that a PUC must have is the stability
of its behavior with respect to changes in the temperature.
On a qualitative level, since both MOSFETs are affected
in the same way by changes in the temperature, we expect
that if, say, I0 > 0 at room temperature T0, then I0 will
maintain the same sign also at other temperatures. Against this
qualitative reasoning one could object that even if the effect
of temperature change on both MOSFETs is qualitatively the
same (e.g., both Is increase), it could be that one transistor
changes more and it “catches up” with the other. A more
quantitative reasoning is, therefore, required.
Observe that in our case we are not interested in the actual
value of I0, but only in its sign. Therefore, the “critical” case
that we would like to avoid is that I0 at some temperature T has
a sign different from the sign that it has at T0. If this happens,
we know that there will be a crossover temperature TX between
T0 and T where I0(TX ) = 0. Note that in the neighborhood of
TX , I0 will be close to zero, so that the cell becomes unstable
when the temperature is near TX .
It turns out that the validity range of analytic results
obtained by using simple temperature dependency models
[37] is not sufficient to cover a wide range of temperatures.
Therefore, we decided to study the behavior of TX by means of
simulations. Results and details are given in Section IX-A with
other simulation results. Here we can anticipate that it turns out
that TX is a function almost deterministic of I0 and that most
temperature-sensitive cells are those that are almost balanced
(Definition 1). This allows us to recognize and disable the
temperature-sensitive instances. See Section VIII-C3 for a
detailed discussion about this.
B. Power supply variations
An advantage of our scheme is that non-almost balanced
cells are insensitive to power supply variations. Indeed, if a
cell is not almost balanced, its equilibrium value Veq is larger
in absolute value than VT and VT is a characteristic of the
MOSFET, independent on the power supply. This reasoning
is confirmed by the simulations described in Section IX-B.
C. Design Guidelines
1) Transistor size: A key requirement in the design is
keeping λ small, in order to have a small probability of almost
balanced instances (Property 5). In order to have λ small one
must use large values of L. This not only increases the size of
the cell, but also reduces the variability of VT and β .
In order to reduce the area one can reduce W . This reduces
I0, making the charging of C slower. This can be compensated
with a smaller C and/or a larger tmax. Reducing I0 also
increases the noise, according to (27), since a1 = a1/Is, but
the impact of the increased noise turns out to be negligible.
Simulations show that one can reduce the area of the cell
down to5 1 µm2 by using a “long and thin” transistor without
reducing the performance, taking into account the noise too.
5Maybe the area can be further reduced, but with smaller transistor the
BSIM3 model used in the simulations becomes unreliable.
Table II
DIMENSIONS (IN µm) OF THE MOSFET USED IN THE SIMULATIONS.
Label L Wp Wn Label L Wp Wn
0.5/0.5 0.5 0.3 0.1 0.5/20 20.0 1.1 0.5
0.5/1 1.0 0.7 0.3 1/20 20.0 2.2 1.0
1.5/5 5.0 3.3 1.5 3/20 20.0 6.2 2.8
1.5/10 10.0 3.3 1.5 7/50 50.0 16.5 6.9
Table III
PREDICTED µINTRA AND σINTRA FOR THE PROPOSED PUC (128-BIT PUCS).
µINTER ≈ 50% FOR ALL THE SCHEMES.
PUC µintra PUC µintra PUC µintra
SRAM [6] 12% Butterfly [19] 6% Latch [20] 3%
0.5/0.5 1.2% 0.5/1 0.4% 1.5/5 0.05%
Note that although the proposed cell could be larger than
other PUC cells, the stability of our proposal is such that one
does not need costly (in terms of area) error-correction circuits.
2) Load effect and the choice of C: According to the
analysis above and the results of Section VI, the value of C
impacts only τ and the energy consumption. This suggests to
choose C as small as possible, but large enough to make the
effect of any load negligible.
3) Handling almost balanced cells: It turns out that I0 can
be consider a “quality measure” of a specific instance. Almost
balanced cells (that is, with I0 smaller than a threshold) are
“bad” in many senses: their smaller V eq (see (9)) makes them
more sensitive to noise, they are more sensitive to temperature
(Section IX-A) and more sensitive to aging (Section IX-C).
This suggests to measure |I0| (or, equivalently, V eq) at en-
rollment phase and “disable” those cells with small |I0|. This
procedure requires, of course, a surplus of cells that grows
when the probability of having an almost balanced cell grows.
IX. SIMULATION RESULTS
We run several simulations in order to verify that the
results predicted by the analysis above – done using simple
models suitable for theoretical analysis – still hold when the
circuit is simulated using more complex and realistic models.
More precisely, we verified the results about stability (SDF
and µintra) and unbiasedness (µinter), and what happens when
temperature and power supply change. We also take into
account the effects of aging.
A. Temperature Dependence
We simulated the proposed circuit by using transistors
of different sizes varying, for every size, doping N˜d and
t˜ox around their nominal values. More precisely, for tox we
scanned the interval ±σox = ±2A˚, while for N˜d we scanned
the interval ±3σN, where σN =
√
Nd/(WL d) where d is the
doping depth and Nd is the nominal doping (see Remark IX.1
in Section IX-D for an explanation of σox and σN). For every
choice of tox and Nd , the circuit was simulated at temperatures
ranging from −150 ◦C to 100 ◦C in order to find TX . We
repeated the simulations with supply voltages 3.5 V and 5 V
in order to increase V∆ without changing the transistors.
The results can be seen in Fig. 7 that shows the scatter
plot of TX vs I0 (shown as percentage of Is) at T0 = 300 K.
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Figure 6. Results for different cell sizes and tmax ≈ 260. (a) Density probability function of V eq (b) RDFs compared with the RDF of the SRAM, (c) is
(b) with the x-axis expanded. (d) and (e) are like (a) and (b), but for different tmax and fixed cell size. (f) Example of behavior of a cell scaled down at
VDD = 1.5V .
Table IV
TOTAL NUMBER OF BIT REQUIRED AND RELATIVE COMPLEXITY OF FEC IMPLEMENTATION FOR AN N-BIT PUC AND ERROR PROBABILITY ≤ η . THE
AREA REQUIRED FOR POWER CONTROL IS ≈ 10% THE AREA REQUIRED BY THE PUC.
SRAM Butterfly Latch 0.5/0.5 0.5/1 1.5/5 1.5/10 1.5/20 7/50
η N Bits Cost Bits Cost Bits Cost Bits Cost Bits Cost Bits Cost Bits Cost Bits Cost Bits Cost
10−2
64 184 30.0 116 13.0 92 7.0 80 4.0 72 2.0 68 1.0 64 0 64 0 64 0
128 324 49.0 208 20.0 172 11.0 148 5.0 140 3.0 132 1.0 132 1.0 128 0 128 0
256 588 83.0 388 33.0 324 17.0 288 8.0 276 5.0 260 1.0 260 1.0 260 1.0 256 0
10−4
64 216 38.0 128 16.0 100 9.0 84 5.0 76 3.0 68 1.0 68 1.0 68 1.0 64 0
128 364 29.5 224 12.0 180 6.5 156 3.5 144 2.0 136 1.0 132 0.5 132 0.5 128 0
256 636 95.0 412 39.0 336 20.0 296 10.0 280 6.0 264 2.0 260 1.0 260 1.0 260 1.0
10−6
64 304 60.0 168 26.0 124 15.0 100 9.0 88 6.0 76 3.0 72 2.0 72 2.0 68 1.0
128 464 84.0 272 36.0 208 20.0 176 12.0 156 7.0 140 3.0 136 2.0 136 2.0 132 1.0
256 760 126.0 468 53.0 372 29.0 320 16.0 296 10.0 272 4.0 268 3.0 264 2.0 260 1.0
Table V
NUMBER OF ITERATIONS REQUIRED FOR A PUC (η ,δ )-STABLE [9]
1−η δ SRAM Butterfly Latch 0.5/0.5 0.5/1 1.5/5 1.5/10 1.5/20 7/50
10−2 5 ·10−3 536 130 29 1 1 1 1 1 1
10−4 5 ·10−4 138 298 34 564 8 631 1 370 208 1 1 1 1
10−4 10−4 3 457 758 864 429 216 097 34 564 5 519 42 1 1 1
12
-4 -3 -2 -1 0 1
0
100
200
300
400
500
I0 (%)
Tx
 (K
)
5V 3/20
5V 0.5/20
3.5V 3/20
3.5V 0.5/20
7/50
0.5/20
-1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4
240
260
280
300
320
I0 (%)
Tx
 (K
)
5V 3/20
5V 0.5/20
3.5V 3/20
3.5V 0.5/20
7/50
0.5/20
(a) (b)
Figure 7. (a) Scatter plots of TX vs I0. (b) Zoom of (a).
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Figure 8. (a) Veq vs. supply voltage for differently unbalanced PUCs. (b) Vraw
vs. supply voltage.
The curves are labeled with the plot labels in Table II. It is
interesting to observe that TX is almost a function of I0 in
the sense that for every I0 there is a limited range of possible
TX , especially for small I0. Observe that |I0| can be used as
a measure of quality of the cell also from the viewpoint of
insensitivity to temperature variations (see Section VIII-C3).
Of special interest is the slope of the curves in Fig. 7 at
I0 = 0, since a large slope implies that TX is far from T0 even
for small |I0|. It is clear that the slope increases with V∆.
B. Power supply variations
In order to verify the analysis of Section VIII-B, we
simulated the circuit behavior for several values of VDD and
measured Veq after 1 ms of simulated evolution. The results
are shown in Fig. 8a. The different slanted lines correspond
to differently unbalanced instances of the circuit, while the
two dashed horizontal lines show the values ±VT (in this case
VT ≈ 1V). It is clear that |Veq| ≥VT for every supply voltage,
as predicted. Therefore, our scheme preserves its reliability
also for different supply voltages.
It is also of interest to check that Vraw remains outside the
transition region of a possible logic gate fed by the PUC. This
can be seen in Fig. 8b that shows the behavior of Vraw when the
supply voltage is changed. The horizontal dashed lines show
the typical guaranteed values of VIL = 0.8 V and VIH = 2 V
for a 3V-CMOS inverter. It is clear that Vraw never enters the
transition region.
C. Aging
Aging is another important issue since it could happen that
with time the cell will change its PO [27], [28]. We carried out
some aging simulations with Relxpert. We generated several
cells of different unbalance and determined V eq at the first
turn-on and after 10 years of usage (with 50 turn-on/day).
Fig. 9 shows V eq of the “fresh” device vs the V eq after aging.
Note that the PO of a cell changes when the corresponding
point in Fig. 9 is in the second or in the fourth quadrant
(hatched). It is clear the PO changes only if the cell is very
balanced, that is, its |I0| is small. See Section VIII-C3 for a
discussion about handling almost balanced cells.
D. Stability, Unbiasedness, Consumption
We simulated the scheme of Fig. 1b with the voltage divider
of Fig. 2d. Both NMOS have size Wn×L and both PMOS have
size Wp×L. Wn, Wp and L can be found in Table II together
with the labels used in the plots. We used ngspice-26
(based on spice3f5) with model BSIM3 nominal values
tox = 9.3 nm and Nd = 1.7 ·1017 cm−3.
For every MOSFET in the scheme, we randomly changed
the Nd,i and tox according to N˜d,i ∼ N (Nd,i,Nd,i/(diWiLi)),
and t˜ox ∼N (tox,0.04 nm2). In this way we account also for
the variations of VD.
Remark IX.1
Doping pdf N (Nd,i,Nd,i/(diWiLi)) has been chosen by ob-
serving that the number M of doping atoms in a di×Wi× Li
cube is a Poisson r.v. with parameter Λ = Nd,i di Wi Li. By
approximating the distribution of M with N (Λ,Λ) one deduces
that the dopant concentration is a r.v. N (Nd,i,Nd,i/(diWiLi)).
About the the oxide thickness, we did the pessimistic6 choice
σox = 0.2 nm = 2 A˚ (≈ the diameter of a silicon atom).
Fig. 6 shows the results of some simulations done with
different cells and7 tmax ≈ 260. Fig. 6a shows in logarithmic
scale the pdf of V eq, while Fig. 6b and Fig. 6c show the
corresponding SDFs and compares them with the SDF of the
SRAM PUC. Fig. 6d and e are similar to Fig. 6a and b, but
with fixed size and variable tmax. The energy required ranges
from 1 to 2 nJ/cell (for tmax = 100).
1) Discussion: It is clear from the plots that the pdf of
the adimensional voltage V eq is almost zero in [−1,1] (i.e.,
[−VT,VT] in dimensional units), confirming the prediction that
|Veq| > VT, even for small unbalances. Note also that the
density relative to smaller transistors assumes larger values in
[−1,1], probably because to a larger λ makes more probable
to have almost balanced cells (Section V-B). Moreover, Fig. 6c
and 6d show that increasing tmax lowers the pdf around
V eq = 0, as expected, since when tmax is larger more cells
reach the equilibrium.
From Fig. 6 it is clear that stability improves with the
cell size. However, even the smallest cell is still an order
of magnitude more stable than the SRAM (see Table III and
Section IX-D2). Fig. 6f shows an example of the behavior
of a cell scaled for VDD = 1.5 V. Note that the adimensional
plot is almost invariant. This suggests a nice scalability of the
solution.
6It is unlikely that the actual standard deviation will be smaller and a larger
value would improve the dispersion of I0 and the SDF of our solution.
7The tmax of the different cells are not exactly equal since tmax depends on
τ which in turn depends on Is and VT.
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Figure 9. (a) Variation of V eq after 10 years. (b) Zoom of (a).
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Figure 10. A possible power control solution
2) Comparison with other proposals: Table III compares
the predicted performance of the proposed scheme with other
schemes in the literature. The value of µintra for our solution
has been computed using (3a) and the results in Fig. 6, while
µinter = 50% has been obtained from Property 6 and the fact
that the pdf of Veq is even (Fig. 6).
Table IV shows the number of bits (information + redun-
dancy) used by the optimal8 Reed-Solomon code necessary
to stabilize an N-bit PUC with a failure probability smaller
than η , together with the estimated relative9 cost (in terms of
silicon area) of the decoder. The area required by the decoder
has been obtained by [43, Table III], see Appendix E-A2
for details. The cases where no correction code is necessary
are marked in bold. These cases are interesting because,
beyond not requiring any redundancy cell, they do not require
error-correction circuits, nor a Non Volatile Memory (NVM).
The predicted advantage of the proposed solution is clear.
The details of the procedure used to compute Table IV are
described in Appendix E-A.
Remark IX.2 (Gating cost)
As suggested in Section V-E, power consumption can be reduced
by powering the cell only for the time required to reach the
equilibrium, then turning them off. In order to make a farier
comparison, it is necessary to take into account also the area
required by the circuit required to power the cells. A possible
solution for a group of N cells is shown in Fig. 10. Since the cells
are powered through Q1, the size of Q1 must be proportional
to N. In order to estimate the required area, we determined, by
means of simulations and for several different cell sizes, the
minimum size of Q1. It turned out that an indicative planning
figure for the area of the best Q1 is approximately 10% of the
area used by the cells. For example, in the case of N = 64, the
area required for power control is equivalent to 6–7 additional
cells.
8In the sense of minimum number of total bits employed
9Relative means that all the costs have been normalized to the smallest
one for a specific combination of N and η . For example, for N = 64 and
η = 0.01, the decoder for an SRAM-based PUC will take approximately an
area 30 times larger than the decoder for the 1.5/5 cell.
Table V shows the number of iterations that would be
required to implement an (η ,δ )-stable helper-less stabilizer
using the approach of [9]. The entries in bold are relative to
the case when no iteration is required. Also in this case the
advantage is clear.
Although these results need to be verified experimentally,
the margin over other solutions is high enough that we expect
that the proposed PUC will maintain its competitiveness.
a) Environmental Variations: The results in Table III
are relative to fixed environmental conditions. Because of the
results of Section IX-B, we predict that the same figures will
hold even in the presence of power supply variations.
Because of the lack of suitable models, it is more difficult
to predict the actual impact of temperature. If the selection
procedure in Section VIII-C3 is not employed, we expect, from
the results of Section IX-A, that over an extended range of
temperatures µintra could increase by approximately 1%. The
precise impact of the temperature needs to be verified in an
actual circuit implementation.
X. CONCLUSIONS AND FUTURE DIRECTIONS
We proposed a 1-bit PUC with a single equilibrium point
that depends discontinuously on cell asymmetry. The behavior
of the cell has been analyzed both analytically and by simu-
lations. From the theoretical analysis some design guidelines
were derived. We predict that µinter = 50%, µintra can be as
small as 10−3 or 10−4, and that the cell is insensitive to power
supply variations. Preliminary analysis show a limited sensitiv-
ity to temperature variations, but the lack of suitable models
requires that a definitive answer is obtained experimentally.
Although the predicted performance need to be confirmed
experimentally, the margin over other solutions is such that the
we expect that the proposed PUC will maintain its advantage.
Further research will aim to verify the predictions and to
investigate in more detail the effect of temperature and aging.
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APPENDIX A
PROOFS OF SECTION II
A. Proof of (3a)
Suppose we have a N bit PUC that we query twice. Let xi
and yi be the outcome of the i-th PUC after the first and the
second query. Collect them in x and y. We are interested in
computing the average Hamming distance normalized to the
number of bits N, that is,
µintra =
1
N
E [d(x,y)]
=
1
N∑i
E [d(xi,yi)]
=
1
N∑i
P[xi 6= yi] = P[x 6= y]
(37)
In order to compute the last probability in (37), condition with
respect to p1
P[x 6= y] =
∫ 1
0
fp(u)P[x 6= y|p1 = u] du
=
∫ 1
0
fp(u)2u(1−u) du
= 2E [p1(1− p1)]
(38)
Now observe that
p1(1− p1) = 14 (1−R
2(p1))x (39)
Therefore, from (38)
µintra = P[x 6= y] = 12
(
1−E[R2]) (40)
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Let fR be the density of R and observe that
E
[
R2
]
=
∫ 1
0
fR(u)u2 du
=
[
FR(u)u2
]2
0−2
∫ 1
0
FR(u)u du
= 1−2
∫ 1
0
FR(u)u du
(41)
which used in (40) implies
µintra =
∫ 1
0
FR(u)u du≤
∫ 1
0
FR(u) du (42)
B. Proof of (3b)
The experiment is the following: we build two N-bit PUCs,
we query them to obtain two vectors of outcomes x and y. We
are interested in computing
µinter =
1
N
E [d(x,y)] =
1
N∑i
E [χ(xi 6= yi)] = P[xi 6= yi] (43)
Let fp be the density of p1 and observe that
P[xi 6= yi] =
∫
[0,1]2
fp(u) fp(v)P[xi 6= yi|p = u,q = v]dudv
=
∫
[0,1]2
fp(u) fp(v)[u(1− v)+ v(1−u)]dudv
= 2
∫ 1
0
fp(a)da−2
∫
[0,1]2
fp(u) fp(v)uvdudv
= 2(mp−m2p)
(44)
APPENDIX B
PROOFS OF SECTION V
A. Derivation of iC(vC)
In order to find iC(vC), observe that the currents I1 and I2
can be written explicitly as functions of vC as
ID,1(vC) =
{
β1
2 (VDR− vC)(VDR−2VT1+ vC) vC >VT1
β1
2 (VDR−VT1)2 (1+λ (VT1− vC)) vC <VT1
ID,2(vC) =
{
β2
2 (VRR+ vC)(VRR−2VT2− vC) vC ≤−VT2
β2
2 (VRR−VT2)2 (1+λ (VT2+ vC)) vC >−VT2
By using the saturation currents Is,i, it is possible to rewrite
(45) in a simpler form. To such an end, note that
I1(vC) =
β1
2
(VDR− vC)(VDR−2VT1+ vC)
=
β1
2
[(VDR−VT1)+(VT1− vC)][(VDR−VT1)− (VT1− vC)]
=
β1
2
[(VDR−VT1)2− (VT1− vC)2]
= Is,1− β12 (VT1− vC)
2 (46a)
I2(vC) =
β2
2
(VRR+ vC) [(VRR−VT2)− (VT2+ vC)]
=
β2
2
[(VRR−VT2)+(VT2+ vC)] [(VRR−VT2)− (VT2+ vC)]
=
β2
2
[(VRR−VT2)2− (vC +VT2)2]
= Is,2− β22 (VT2+ vC)
2 (46b)
It follows
ID,1(vC) =
{
Is,1− β12 (VT1− vC)2 vC >VT1
Is,1+λ Is,1(VT1− vC) vC <VT1
(47a)
ID,2(vC) =
{
Is,2− β22 (VT2+ vC)2 vC <−VT2
Is,2+λ Is,2(VT2+ vC) vC ≥−VT2
(47b)
In order to derive iC(vC), we need to consider three cases:
vC ≥VT1 >−VT2, vC ∈ (−VT2,VT1) and vC ≤−VT2. Consider
first the case vC ≥VT1 >−VT2
iC(vC) = ID,1(vC)− ID,2(vC)
= I0− β12 (VT1− vC)
2−λ Is,2(VT2+ vC)
= I0− β12 (VT1− vC)
2+λ Is,2(VT1−VT1−VT2− vC)
= [I0−λ Is,2(VT1+VT2)]
− β1
2
(VT1− vC)2+λ Is,2(VT1− vC)
(48)
The case vC ∈ (−VT2,VT1) is
iC(vC) = ID,1(vC)− ID,2(vC)
= I0+λ Is,1(VT1− vC)−λ Is,2(VT2+ vC)
= I0+λ (Is,1VT1− Is,2VT2)−λ (Is,1+ Is,2)vC
(49)
Finally, the case vC ≤−VT2 is
iC(vC) = ID,1(vC)− ID,2(vC)
= I0+λ Is,1(VT1− vC)+ β22 (VT2+ vC)
2
= I0−λ Is,1(VT2−VT2−VT1+ vC)+ β22 (VT2+ vC)
2
= [I0+λ Is,1(VT2+VT1)]
−λ Is,1(VT2+ vC)+ β22 (VT2+ vC)
2
(50)
In order to simplify (48), (49) and (50) observe that
λ Is,2(VT1+VT2) = λ (Is+δI)(2VT+δv1)
= 2VTλ Is+2VTλδI +λ Isδv
(51)
Since δv and δI are expected to be at least one order of
magnitude smaller than VT and Is, we can write
λ Is,2(VT1+VT2)≈ 2VTλ Is = θ Is (52)
By a similar reasoning we can write
λ Is,1(VT2+VT1)≈ θ Is (53a)
λ Is,1(VT2+ vC)≈ λ Is(VT+ vC) = θ2 Is(1+ vC) (53b)
λ Is,2(VT1− vC)≈ λ Is(VT− vC) = θ2 Is(1− vC) (53c)
λ (Is,1VT1− Is,2VT2)≈ 0 (53d)
λ (Is,1+ Is,2)vC ≈ 2IsλvC = IsθvC (53e)
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By using approximations (53) and (52) in (48), (49) and (50)
and dividing the result by Is we obtain
iC(vC) =

[I0+θ ]− θ(1+vC)2 + (1+vC)
2VT2β2/2
Is
vC ≤−1
I0−θvC |vC|< 1
[I0−θ ]+ (1−vC)θ2 − (1−vC)
2VT2β1/2
Is
vC ≥ 1
(54)
By observing now that
VT2β1/2
Is
≈ VT
2β2/2
Is
≈ VT
2β/2
Is
=
VT2β/2
(β/2)(VT−VRR)2 =
1
V 2∆
(55)
equation (54) can be rewritten as (7).
B. Derivation of Veq(I0), equation (9)
In order to find the value of Veq we need to consider three
different cases, corresponding to the three regions of (7).
1) Central part: Suppose that Veq belongs to the central
region [−VT2,VT1]. In this case
Veq =
I0+λ (Is,1VT1− Is,2VT2)
λ (Is,1+ Is,2)
=
I0
λ (Is,1+ Is,2)
+
Is,1VT1− Is,2VT2
Is,1+ Is,2
=
I0
λ (Is,1+ Is,2)
+
I0VT1+ Is,2(VT1−VT2)
Is,1+ Is,2
=
I0
λ (Is,1+ Is,2)
+
I0VT1
Is,1+ Is,2
+
Is,2(VT1−VT2)
Is,1+ Is,2
≈ I0
2λ Is
+
I0VT1
2Is
+
Is(VT1−VT2)
2Is
=
I0
2Is
(
1
λ
+VT1
)
+(VT1−VT2)≈ I02Isλ
(56)
where we used the approximations Is,1 ≈ Is ≈ Is,2, VT1 ≈VT ≈
VT2 and 1/λ  VT. In order for (56) being the real value of
Veq it must be∣∣∣∣ I02Isλ
∣∣∣∣<VT ⇔ ∣∣∣∣ I0Is
∣∣∣∣= I0 < 2λVT = θ (57)
In order to write (56) in adimensional form observe that
V eq =
Veq
VT
=
I0
2IsλVT
=
I0
Is
1
2λVT
=
I0
θ
(58)
2) Case I0 <−θ : In the case vC ≤−VT2 (corresponding to
I0 < 0 the equation is
I0+λ Is,1(VT1− vC)+ β22 (vC +VT2)
2 = 0 (59)
Replace vC +VT2 with u to obtain
0 =
2I0
β2
+
2λ Is,1
β2
(VT1+VT2)− 2λ Is,1β2 u+u
2
= u2− 2λ Is,1
β2
u+
[
2I0
β2
+λ
2Is,1
β2
(VT1+VT2)
]
≈ u2− 2λ Is
β
u+
[
2I0
β
+λ
4IsVT
β2
]
= u2− 2λ Is
β
u+
[
I0
Is
2Is
β
+λ
4IsVT
β
]
(60)
Remember that λ Is/β = (1/2)g2θVT, so that (60) is equivalent
to
0 = u2−V 2∆θVTu+
[
I0V
2
∆VT
2+2V 2∆θVT
2
]
= u2−V 2∆θVTu+V 2∆VT2
[
I0+2θ
] (61)
By dividing both sides of (61) by VT2 in order to make it
adimensional we get
0 = x2−V 2∆θx+V 2∆
[
I0+2θ
]
(62)
whose solutions are
1
2
(
V 2∆θ ±
√
V 4∆θ 2−4V 2∆(I0+2θ)
)
=
1
2
(
V 2∆θ ±V∆
√
V 2∆θ 2−4(I0+2θ)
)
≈±V∆
√
−(I0+2θ)
(63)
Remember that Veq = u−VT which implies V eq = x−1.
3) Case I0 > θ : Similar to the case I0 <−θ
C. Proof of Property 2
First we need a lemma.
Lemma 2. The solution of the following problem
u˙(t) = a−bu2(t)+ cu(t); ab > 0, t ≥ 0 (64a)
u(0) = 0 (64b)
is
u(t) = A tanh(Bt+C)+R t ≥ 0 (65)
where
R =
c
2b
(66a)
A =
√
a
b
+
c2
4b2
=
√
a
b
+R2 (66b)
B =
A
b
=
√
ab+
c2
4
(66c)
C = tanh−1
(
−R
A
)
(66d)
Proof. We first make a change of variable in order to remove
the linear term. Let u= y+R, so that y˙= u˙ and (64a) becomes
u˙ = y˙ = a−b(y+R)2+ c(y+R)
= a−by2−bR2−2bRy+ cy+ cR
= (a−bR2+ cR)+(c−2bR)y−by2
(67)
The linear term disappear when R = c/(2b), so that (64)
becomes
y(0) =−R (68a)
y˙ = a−b c
2
4b2
+ c
c
2b
−by2 =
(
a+
c2
4b
)
︸ ︷︷ ︸
aˆ
−by2 (68b)
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where, for notational convenience, we introduced the new
variable aˆ. Now search for solutions of (68b) with the form
y(t) = α tanh(β t+ γ) (69)
Differentiating y gives
y˙(t) = αβ (1− tanh2(β t+ γ))
= αβ −αβ tanh2(β t+ γ))
= αβ − β
α
y2(t)
(70)
By comparing (64) and (70) we get
aˆ = αβ ; b =
β
α
(71)
which gives
α =
√
aˆ
b
=
√
a
b
+
c2
4b2
=
√
a
b
+R2 (72)
β = bα =
√
aˆb =
√
ab+
c2
4
(73)
Note that α,β ∈ R since ab > 0. In order to find the value
of γ we are going to use the initial condition, searching for γ
such that
α tanh(γ) =−R (74)
whose solution is
γ = tanh−1
(
−R
α
)
=−tanh−1
(
R√
a/b+R2
)
(75)
Note that the absolute value of the argument of the tanh−1 in
(75) is smaller than one since a/b > 0, so that γ is real.
Proof B.1. Proof of Property 2 At time t = 0, vC(0) = 0, so
the linear region of (7) is active and the differential equation
(12) can be specialized to
u˙ =
[
I0
(
1+
θ
2
)
+
θ∆v
2
]
︸ ︷︷ ︸
A
−θu
u(0) = 0
(76)
The solution to (76) is well known to be
u(t) =
A
θ
[1− exp(−θ t)]
=
[
I0
(
1
θ
+
1
2
)
+
∆v
2
]
︸ ︷︷ ︸
U
[1− exp(−θ t)]≈ I0
t
(77)
where the approximation is valid in the limit λ→ 0. For t→∞,
u(t) tends to U , the first factor in square brackets in (77). If
|U |< 1, u never leaves the region [−1,1] and (77) is valid for
any t > 0. If |U |> 1, there will be a time tsw when |u(tsw)|= 1
and one of the other two sections of (7) becomes active.
In order to compute tsw, we approximate U in (77) with
I0/θ ; this is possible when λ is small. It follows that |U |> 1
if |I0|> θ . The value of tsw can be obtained by solving
I0
θ
[1− exp(−θ tsw)] = 1 (78)
which gives
tsw =− 1θ ln
(
1− θ
I0
)
(79)
Suppose I0 < −θ < 0. In this case vC decreases and at
time tsw it will be u(tsw) = −1, so that the section with
support (−∞,−1) will become active. In this case (12) can
be specialized to u˙(t) =
(
I0+
θ
2
)
− θ
2
u(t)+
1
V 2∆
(u(t)+1)2 t ≥ tsw
u(tsw) =−1
(80)
In order to simplify the problem, define w−(t) = u(t+tsw)+1.
By rewriting (80) in t + tsw, t ≥ 0 and observing that w˙− = u˙
one obtains
w˙−(t) =V∆
(
I0+
θ
2
)
− θ
2
(w−(t)−1)+ 1
V 2∆
(w(t))2 t ≥ 0
= (I0+θ)− θ2 w−(t)+
1
V 2∆
w2−(t)
w−(0) = 0
(81)
By a similar reasoning, when I0 > θ , after t = tsw, (12) can
be specialized to u˙(t) =
(
I0− θ2
)
− θ
2
u(t)− 1
V 2∆
(u(t)−1)2 t ≥ tsw
u(tsw) = 1
(82)
Similarly to what done before, we define w+(t) = u(t+tsw)−1
and (82) becomes
w˙+(t) =
(
I0− θ2
)
− θ
2
(w+(t)+1)− 1
V 2∆
w2+(t)
2 t ≥ 0
= (I0−θ)− θ2 w+(t)−
1
V 2∆
w2+(t)
2
w+(0) = 0
(83)
Equations (81) and (83) are quite similar and we will exploit
this similarity to show a relationship between w+ and w−.
Define r(t) =−w−(t), multiply both sides of (81) by −1 and
obtain−w˙−(t) = (−I0−θ)+
θ
2
w−(t)− 1
V 2∆
w2−(t)
w−(0) = 0
(84)
Now, by using the fact that r = −w+ and that |I0| = −I0,
equation (84) can be rewritten as r˙(t) = (|I0|−θ)−
θ
2
r(t)− 1
V 2∆
r2(t)
r(0) = 0
(85)
which is equal to (83), but with |I0| instead of I0. It follows
that
w−(t; I0,θ ,V∆) =−w+(t; |I0|,θ ,g) (86)
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so that it suffices to solve (83). From (86) we deduce,
remembering that u(t) = w(t− tsw)−−1 that when I0 < −θ
and t ≥ tsw
u(t) =−w+(t− tsw; |I0|,θ ,V∆)−1 (87)
while when I0 > θ and t ≥ tsw
u(t) = w+(t− tsw; |I0|,θ ,V∆)+1 (88)
Equations (88) can be unified in
u(t) = sgn I0
[
w+(t− tsw; |I0|,θ ,V∆)+1
]
t ≥ tsw (89)
The last step is to find w+ by solving (86). This can be done
by applying Lemma 2.
D. The case of non ideal voltage divider
In order to proof Property 3, we need first a lemma. Since
in the following we will need to consider the dependence of
iC on VRR, we will change, for this section only, the notation
from iC(vC) to iC(vC,VRR). The same will be done for ID,1 and
ID,2.
Lemma 3. The following inequalities hold
∂ iC
∂vC
(vC,VRR)≤ 0 (90a)
∂ iC
∂VRR
(vC,VRR)≤ 0 (90b)
In other words, iC is a monotone decreasing function of both
vC and VRR.
Proof. It has already be shown that, with fixed VRR, iC is
monotone non-increasing function of vC, that is, (90a). It
remains to show (90b). Observe that
iC(vC,VRR) = ID,1(vC,VDR)− ID,2(vC,VRR)
= ID,1(vC,VDD−VRR)− ID,2(vC,VRR)
= h(vC,VRR)− ID,2(vC,VRR)
(91)
Where we introduced the notation h(vC,VRR) = ID,1(vC,VDD−
VRR). By differentiating (91) with respect to VRR we get
∂ iC
∂VRR
=
∂h
∂VRR
− ∂ ID,2
∂VRR
=− ∂ ID,1
∂VDR
− ∂ ID,2
∂VRR
< 0
(92)
where in the last step we exploited the fact that ID,i is a
monotone increasing function of VGS,i when VDS,i −VGS,i is
fixed.
Proof. Denote with VRR(iC) the value of VRR at the output of
the divider when a current iC enters in the middle terminal.
Remember that the non-negative resistance hypothesis means
that dVRR/diC ≥ 0. If we replace the capacitance with an ideal
voltage source of value vC, the current x entering in the divider
must satisfy
x = iC(vC,VRR(x)) (93)
Observe that in (93) is parameterized by vC, therefore the
solution of (93) will be function of vC. We want to prove
that the map from vC to the solution of x is monotone non-
decreasing. Define u(vC,x) = x− iC(vC,VRR(x)) and observe
that the graph of the desired function is the subset of R2 where
u is zero, that is,
S = {(v,x) : u(v,x) = 0} (94)
Note that S is not empty since
u(Veq,0) = 0− iC(Veq,VRR(0)) = 0− iC(Veq,V ◦RR) = 0 (95)
so that (Veq,0) ∈ S.
We want to apply the implicit function theorem to u, so we
differentiate it with respect to v and x
∂u
∂v
= − ∂ iC
∂vC
≥ 0 (96a)
∂u
∂x
= 1− ∂ iC
∂VRR
dVRR
dx
≥ 1 (96b)
where the inequalities follow from Lemma 3 and the non-
negative resistance hypothesis.
Because of (96b) the implicit function theorem grants us
that there is a neighbor U of Veq and a function g : U → R
such that u(v,g(v)) = 0 for every v ∈ U . Function g is the
desired function. Moreover,
dg
dv
=−
(
∂u
∂x
)−1 ∂u
∂v
=
(
∂u
∂x
)−1 ∂ iC
∂vC
≤ 0 (97)
where the inequality follows at once from (96).
It is possible to say something more. Let
A def= sup
(
− ∂ iC
∂VRR
dVRR
dx
)
≤ Rmax sup
(
− ∂ iC
∂VRR
)
(98)
and observe that A ≥ 0. Note also that A = 0 if the divider
is ideal. It follows that 1≤ ∂u/∂v≤ 1+A and from (97) we
deduce (remembering that ∂ iC/∂vC ≤ 0)
1
1+A
∂ iC
∂vC
≥ dg
dv
≥ ∂ iC
∂vC
(99)
Remembering that g(Veq) = 0 = iC(Veq), by integrating (99)
from Veq to x, one obtains (18).
E. Computing tmax
It will be shown in the following that map |I0| 7→ tε,|I0| is
monotone decreasing and that I0 is approximately Gaussian
with mean 0 and variance σ2I . Giving for granted these two
facts, one can deduce that inequality (20) is equivalent to
η ≥ P[tε(|I0|)> tmax] Equation (20)
= P[|I0|< t−1ε (tmax)] tε is monotone decreasing
= 1−2Φ
(
− t
−1
ε (tmax)
σ I
)
I0 ∼N (0,σ2I ) (100a)
whose solution can be found as
P[tε,|I0| > tmax] = P[|I0|< tε,I0−1(tmax)]
= 2Φ
(
tε,I0
−1(tmax)
σ I
)
−1
19
It follows
P[tε,|I0| > tmax]≤ η ⇔ 2Φ
(
tε,I0
−1(tmax)
σ I
)
−1≤ η
⇔Φ
(
tε,I0
−1(tmax)
σ I
)
≤ 1+η
2
⇔ tε,I0
−1(tmax)
σ I
≤Φ−1
(
1+η
2
)
⇔ tε,I0−1(tmax)≤ σ IΦ−1
(
1+η
2
)
⇔ tmax ≥ tε,I0
(
σ IΦ−1
(
1+η
2
))
and (21) follows.
1) Functional form of tε : In order to find function tε we
need to solve (19). Three cases need to be considered
1) The first case is |I0| < θ , so that tsw = ∞. This implies
that tε,I0 is in the first segment (i.e., tε,I0 < tsw) and vC(t)
is an exponential for every t. Condition (19) becomes
vC(tε,I0) =
I0
θ
(
1− exp(−θ tε,I0)
)
= (1− ε) I0
θ
(101)
which has the I0-independent solution
tε,I0 =−
lnε
θ
(102)
2) In the second case |I0| ≥ θ is large enough to have
V eq >
vC(tsw)
1− ε (103)
so that tε,I0 > tsw, that is, tε,I0 “falls” in the second
segment. From (16), one deduces V eq = A+R+1, with
A and R as in (14). By using this result in (19) one
deduces, with the notation of Property 2
A tanh(B(tε,I0 − tsw))+1 = (1− ε)(A+1) (104)
whose solution is
tε,I0 =V∆
tanh−1
(
−ε+ 1−ε
V∆
√
I0
)
√
I0
+
1
I0
(105)
Note that (105) is a decreasing function of I0, as one
would expect, since a larger I0 causes a faster charging
of C.
3) The third case happens when |I0| ≥ θ , but I0 is not large
enough to guarantee (103). In this case tε,I0 ≤ tsw, that
is, tε,I0 still “falls” in the first segment. Since there is a
small interval of values of I0 that causes this behavior,
the probability of this case is negligible and we do not
consider it for the sake of simplicity.
APPENDIX C
PROOFS OF SECTION VI
A. Derivation of (26)
A well-known problem with integrating pink noise is the
1/ f divergence around f = 0. Because of this, following
[39], [40], we “cut” the spectrum for frequencies smaller than
1/tmax, by forcing to zero R( f ) for | f |< 1/tmax.
Let ν be the noise current on C. The result of integrating ν
on C for tmax seconds can be written as
ξ =
∫ tmax
0
ν(t)
C
dt =
1
C
ν ? recttmax(0) (106)
where recttmax(t) = 1 if t ∈ [0, tmax] and 0 otherwise. It follows
that the variance of ξ can be computed as
σ2ξ =
1
C2
∫ +∞
−∞
R( f ) t2max sinc
2( f tmax)d f (107)
where we used the fact that tmax|sinc( f tmax)| is the modulus
of the Fourier transform of recttmax .
The contribution of the constant a0 (the white component)
to σ2ξ is∫ +∞
−∞
a0
t2max
C2
sinc2(tmax f )d f =
a0tmax
C2
∫ +∞
−∞
sinc2(w)dw
=
a0tmax
C2
(108)
Therefore, it is proportional to tmax, as expected. In order
to compute the contribution of S( f ) (the pink component),
observe that
2
∫ ∞
1/tmax
a1
t2max
C2
sinc2(tmax f )
f
d f
= 2a1
t2max
C2
∫ ∞
1
sinc2(w)
w
dw≈ 0.045 ·a1 t
2
max
C2
(109)
By summing (108) and (109) we get (26).
APPENDIX D
PROOFS OF SECTION VII
The key result is the following property. Equation (32)
follows at once from it.
Proof D.1. Proof of Property 4 Note that I0 = Is,1−Is,2 where
Is,1 and Is,2 are not independent, since they both depend on δR.
Because of this, we will first find the density of I0 conditioned
by δR and successively we will average the result with respect
to δR.
The saturation currents Is,i in (5) can be rewritten by using
the new variables (29) as
2Is,1|δR = (β +δβ ,1)(−δV,1−δR+V∆)2 (110a)
2Is,2|δR = (β +δβ ,2)(−δV,2+δR+V∆)2 (110b)
Subscript “|δR” reminds us that we are conditioning with
respect to δR. Equations (110) can be unified in
2Is|δR = (β +δβ )(U−δV )2 (111)
where U =V∆±δR, with the sign depending on the considered
MOSFET. By expanding (111) one obtains
2Is|δR = βU
2+δβU2−2βUδV −2UδβδV +βδV 2+δβδV 2︸ ︷︷ ︸
≈0
It is not difficult to verify that, with typical values of β , VT,
. . . , the nonlinear terms underlined by the under-brace are at
least one order of magnitude smaller than the others, so they
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can be ignored. By accepting this approximation, we see that
Is|δR is a Gaussian variable with mean βU
2/2 and variance
(σ2βU
4 + 4β 2U2σ2VT )/4. By remembering the definition of U
we deduce
2Is,1|δR ∼N
(
β (V∆−δR)2,σ2β ,p(V∆−δR)4+4β 2σ2V,p(V∆−δR)2
)
2Is,2|δR ∼N
(
β (V∆−δR)2,σ2β ,n(V∆+δR)4+4β 2σ2V,n(V∆+δR)2
)
By neglecting δR with respect to V∆, we can obtain, with some
easy algebra, the density of I0 conditioned by δR
I0|δR ∼=N
(−2βV∆δR, Is2S2X) (113)
By averaging (113) one obtains the following result about the
density of I0 (see Appendix D).
Let φm,σ : R→ R denote the density of N (m,σ2) and let,
as usual, φ(x) = φ0,1(x). Let, for notational convenience, b =
−2βV∆ and s = SX Is. By conditioning with respect to δR we
can write
fI0(x) =
∫
R
1
s
φ
(
x−bu
s
)
fδR(u)du (114)
In order to prove the first claim ( fδR is even ⇒ fI0 is even)
observe that
fI0(−x) =
∫
R
1
s
φ
(−x−bu
s
)
fδR(u)du
=
∫
R
1
s
φ
(
x+bu
s
)
fδR(u)du φ is even
=
∫
R
1
s
φ
(
x−bv
s
)
fδR(−v)dv Change of variable u =−v
=
∫
R
1
s
φ
(
x−bv
s
)
fδR(v)dv fδR is even
= fI0(x) (115a)
In order to prove the second claim ( fδR is Gaussian ⇒ fI0 is
Gaussian) observe that
fI0(x) =
∫
R
1
s
φ
(
x−bu
s
)
1
σR
φ
(
u
σR
)
du
=
∫
R
1
s
φ
(
x− v
s
)
1
bσR
φ
(
v
bσR
)
dv
= φ0,s ∗φ0,bσR(x)
(116)
According to (116), I0 can be written as the sum of two
independent Gaussian variables with zero mean and variances
s2 and b2σ2R , therefore I0 is Gaussian. Equations (31) follow
by remembering the definitions of s and b and 2Is = βV 2∆ .
Proof D.2. Proof of Property 6 Let Fp be the distribution of
p1 and observe that the density fp of p1 is symmetric around
1/2 if and only if
Fp(x) = 1−Fp(1− x) (117)
while the symmetry of fI implies FI(x) = 1−FI(−x), similarly
for Fξ . Now observe that
Fp(x) = P[p1 < x] (118)
= P[Fξ (V eq(I0))< x] (119)
= P[V eq(I0)< F−1ξ (x)] Fξ monotone (120)
= P[I0 < h(F−1ξ (x))] V eq monotone (121)
= FI(h(F−1ξ (x))) (122)
where we used h defined in (33a). Now compute
Fp(1− x) = FI(h(F−1ξ (1− x))) (123)
= FI(h(−F−1ξ (x))) Symmetry of fξ (124)
= FI(−h(F−1ξ (x))) h is odd (125)
= 1−FI(h(F−1ξ (x))) Symmetry of fξ (126)
= 1−Fp(x) (127)
which proves the thesis.
A. Proof of (36)
By definition of SDF,
P[R(Veq)< x] = P[|V eq|< R−1(x)]
=
∫ Wx
−Wx
feq(y)dy
=
∫ Wx
−Wx
1
σ I
h′(y)φ(h(y/σ I))dy
=
∫ h(Wx)/σ I
−h(Wx)/σ I
φ(u)du
(128)
where we exploited the fact that h is odd. Equation (36)
follows at once from (128).
APPENDIX E
PROOFS OF SECTION IX
A. Construction of Table IV
In constructing Table IV we supposed to protect the PUC
outcome using a Reed-Solomon (RS) (n,k, t) code over the
Galois field of 2b elements F2b . The field size 2b was chosen
in order to minimize the total number of bits, namely, nb
under the constraint that the probability of failure, i.e., the
probability of having more than t errors, is smaller than η . In
order to construct Table IV we first found the best RS code,
successively we estimated its relative complexity (in silicon
area).
1) Finding the best RS code: Let Pbit = µintra the probability
of a PUC bit error. If we collects the PUC bits into b-bit
symbols, the probability of error on the symbols becomes
Psym = 1− (1−Pbit)b (129)
since we have a symbol error as soon as at least one bit is
wrong. Note that b must divide N and that the number of
information symbols is k = N/b.
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In order to have a failure we must have more than t =
(n− k)/2 errors over n symbols. It follows that
P[failure]≤ P[N. errors > t]
= 1−P[N. errors≤ t]
= 1−FB(t;n,Psym)
≈ 1−Φ
(√
n
q
( t
n
−Psym
))
=Φ
(√
n
q
(
Psym− 12
)
+
k
2
√
qn
)
(130)
where q = Psym(1−Psym) and FB(t;n,Psym) is the distribution
of a binomial r.v. with n trials and success probability Psym. If
Psym < 1/2 the last term of (130) goes to zero when n→ ∞,
therefore it must exist at least one n that makes (130) not
larger than η . We select the smallest among those n. Call it
nopt(b)
Remark E.1
If Psym > 1/2 it is not granted that there is a n good enough.
This because t =(n−k)/2< n/2, so that any code cannot correct
more than n/2 errors. If Psym > 1/2 the number of errors for
large n is greater (with good probability) than n/2. Indeed, if
Psym > 1/2, the last term of (130) goes to 1 when n→ ∞.
Of course, if one changes b, probability (129) changes
and optimal nopt(b) changes as well. In order to find the
best combination, we numerically tried all the possible b and
choose the value that minimizes bnopt(b).
2) Estimation of Decoder Relative Cost: In order to get an
estimate of the silicon area required by the RS decoder, we
refer to [43, Table III] that shows the cost of a syndrome-
based RS decoder in terms of number of multipliers, adders,
registers, . . . required. It is easy to see that the cost of
the decoder, in terms of number of components, is linear
in t, the maximum number of recoverable errors. Moreover,
every component (but the multipliers) require an area that is
proportional to b. Therefore, the area required by a RS decoder
for a (n,k, t) code over F2b is proportional to
tb =
nb− kb
2
∝ nb− kb (131)
and the last term is proportional to the number of redundancy
bits required. Therefore, the relative cost can be computed by
taking the ratio of the number of redundancy bits required for
a given combination of PUC, N and η .
